

JC968 U.S. PTO

10/074309

02/11/02

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM 10074309	FILING DATE 02/11/2002	CLASS 365	SUBCLASS 194	GAU 2818	EXAMINER LUX
**APPLICANTS: Ahn Young-Man; So Jin-Ho; So Byung-Se; Seo Seung-Jin; <div style="text-align: center;">2824</div>					
**CONTINUING DATA VERIFIED: <div style="text-align: center;">NONE</div>					
** FOREIGN APPLICATIONS VERIFIED: REPUBLIC OF KOREA 2001-8141 02/19/2001					
PG-PUB <input type="checkbox"/> DO NOT PUBLISH <input type="checkbox"/>		RESCIND <input type="checkbox"/>			
Foreign priority claimed <input type="checkbox"/> yes <input type="checkbox"/> no		ATTORNEY DOCKET NO			
35 USC 119 conditions met <input type="checkbox"/> yes <input type="checkbox"/> no		5649-944			
Verified and Acknowledged Examiners's initials					
TITLE : Integrated circuit devices having delay circuits for controlling setup/delay times of data signals that are provided to memory devices and methods of operating same					

BEST AVAILABLE COPY

NOTICE OF ALLOWANCE MAILED		Assistant Examiner	CLAIMS ALLOWED	
			Total Claims	Print Claim for O.G.
ISSUE FEE		Primary Examiner	DRAWING	
Amount Due	Date Paid		Sheets Drwg.	Figs.Drwg.
<input type="checkbox"/> TERMINAL DISCLAMER		PREPARED FOR ISSUE	Application Examiner	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

FILED WITH:

☐ DISK (CRF)

☐ CD-ROM
(Attached in pocket on right inside flap)